Si nanocrystal memory cells have been integrated in Flash-like stand-alone devices of 16áMb along with high and low voltage CMOS logic circuitry. Process integration drawbacks such as nanocrystal residuals in the circuitry region have been eliminated by optimizing etching processes.The program/erase threshold voltage distributions of the memory sectors are well separated and narrow. The voltage distribution width is related to NC sizes, and bigger NCs induce cell reliability problems. Some reliability issues for endurance are also related to the use of ONO dielectric which acts as charge trapping layer, mainly causing program/erase window shift and threshold voltage distribution broadening during endurance.